As A different example, the hold off line may be built up of buffers, paired invertors or any circuit that assures a monotone sign changeover. As A different instance, the no-clock detection may be omitted. As An additional instance, the ‘speedy’-line (or another line) can be sampled at end of the reset-section to substantiate the circuit has a